

# DIGITAL CARTESIAN FEEDBACK LINEARIZATION OF SWITCHED MODE POWER AMPLIFIERS

Alejandro Viteri, Amir Zjajo, Thijmen Hamoen, Nick van der Meijs

Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands

## ABSTRACT

The efficient use of the power budget in small satellite applications is of primary importance because of the reduced size of the power sources. Unfortunately, high efficiency in power amplifiers (PA) is strongly related to non-linearities and hence distortion. In this paper a digital architecture for the linearization of switched mode PAs is implemented, and a circuit to detect the phase shift and the CORDIC algorithm to correct that phase as well as to compute the magnitude are developed. The results show that linearity is improved by 20 dB for a system with a bandwidth of 9.6 kHz for a loop gain of 10 and 400 ns of system delay. The circuit, implemented in a FPGA consumes a total of 33.3 mW.

**Index Terms**— Cartesian feedback, linearization, phase alignment, CORDIC.

## 1. INTRODUCTION

One of the key aspects of the transmitter is a highly efficient, power agile, switching power amplifier. As a consequence of having a high efficient PA no power losses occur due to dissipation, improving the lifetime of the batteries and/or making a better use of the power delivered by the solar panels. However, the high efficiency of the switching PA has one important drawback in non-linearity. Therefore, to achieve a highly efficient switching PA in a transmitter, a mechanism to linearize it is required. A powerful means to linearize a system is the Cartesian feedback linearization technique [1]-[2], which proves to be an efficient solution to the linearization problem, although difficulties such as stability and phase shift have to be considered. The system has to be stable in order to accomplish its function, and the phase shift, introduced by delays in the system and distortion of the PA, has to be detected and corrected. Most of the previous work on Cartesian feedback have focused on linear-mode, relatively inefficient PAs such as Class A, B, AB. As a result, to improve efficiency a different class of PA such as switched mode PA is utilized.

In this paper a digital implementation of Cartesian feedback for the switched mode PA is proposed. This is a digital circuit that takes the input and feedback signals, computes the phase difference between them and generate the output sig-

nals with the adequate phase correction as well as magnitude by means of the CORDIC algorithm.

## 2. MIXED-SIGNAL CARTESIAN FEEDBACK

The mixed-signal Cartesian feedback system (Figure 1) consists of the digital to analog (DAC), the analog to digital (ADC) converter and the digital block for signal processing (in grey color). The low pass filter in the forward path (anti-imaging filter) is used to smooth the sampled and held signal delivered by the DAC, and the low pass filter in the feedback path (anti-aliasing filter) is used to eliminate second order harmonics of the carrier frequency that arise as a result of the down-conversion. The up and down converters modulates the quadrature signals around the carrier frequency. The supply voltage of a Class E switched mode PA is modulated using the envelope elimination restoration (EER) technique [3]. The digital block is implemented with a phase detection that computes the instant phase difference and drives an integrator which accumulates the phase shift. The rotation block performs the phase correction on the error signals. A magnitude block computes the magnitude of the error signal that drives the EER. The error signals are obtained by an addition between input signals and feedback signals.

The Cartesian feedback faces two challenges: stability and phase shift. The anti-imaging filter in the forward loop




Fig. 1. Mixed-signal Cartesian feedback system.




Fig. 2. Automatic phase alignment concept [4].

adds two dominant poles to the system as a requirement to reduce the sampling frequency. As a consequence the system is unstable and hence compensation has to be applied. A lead compensator is included in the feedback path. The analysis by means of the root locus method is applied to locate the poles and zeros in such a way that stability is reached. It is important to note that for a stable system with 60 degree of phase margin and an input signal bandwidth of 9.6 kHz, a resulting loop gain of 10 and a system delay of 400 ns was achieved.

The latency of the digital process and the signal processing time required for the DACs and ADCs characterize contributions to that delay. When comparing the input signal against the feedback signal this phase shift becomes critical. Similarly, aging, temperature fluctuations and non-linearities of the up and down converters and the PA contribute with phase shift [5]. To cope with this problem first, the phase shift has to be detected, and second it has to be corrected. A digital automatic phase detection [6] require two dividers, two look-up tables and one comparator. However, dividers are complex arithmetic units, and a look-up table requires a large amount of area when the bit length increases beyond 8 bits. In an analog automatic phase alignment [4] (Figure 2), the phase detection is obtained from

$$QI' - IQ' = \kappa_1 \kappa_2 \sin(\theta - \theta') \quad (1)$$

where  $\kappa_1$  and  $\kappa_2$  are the magnitude of the input and feedback signals respectively. In comparison with [6] the arithmetic operations are simpler and the resulting equation (1) is monotonic over the range  $-\frac{\pi}{2} < \theta - \theta' < \frac{\pi}{2}$ . Additionally no memory elements are required.

One efficient mechanism to accumulate the phase difference in such a way that, in the steady state, the error signal is reduced, is by a linearized model as in Figure 3 [7]. This figure shows a model for the phase regulation loop. The error transfer function is given by

$$\theta_{error}(s) = \frac{s \cdot (\theta(s) + \text{Phase distortion}(s) + \text{Drift}(s))}{(s + C_0 e^{-T_s})} \quad (2)$$

where  $e^{-T_s}$  model the system delay in the loop and  $C_0$  is an integration constant. Assuming that the input, phase distortion and drift signals are ramp signals with slope equal to  $\omega_{in}$ ,  $\omega_{Pd}$  and  $\omega_{Dr}$ , respectively, the steady-state phase error is found applying the final value theorem as




Fig. 3. Phase regulation diagram in the frequency domain.

$$\begin{aligned} \lim_{t \rightarrow \infty} \theta_{error}(t) &= \lim_{s \rightarrow 0} s \cdot \theta_{error}(s) \\ &= \frac{\omega_{in} + \omega_{Pd} + \omega_{Dr}}{\kappa_1 \kappa_2 C_0} \end{aligned} \quad (3)$$

To reduce the phase error,  $C_0$  must be higher than the sum of the input, the phase distortion and the drift signal frequencies:

$$C_0 \gg 2\pi \frac{f_{in} + f_{Pd} + f_{Dr}}{\kappa_1 \kappa_2}. \quad (4)$$

### 3. DIGITAL IMPLEMENTATION

#### 3.1. Datapath

The digital implementation consist of two main blocks: the datapath block and the control block, as shown in Figure 4. The datapath includes all the logic for the arithmetics operations: the comparators to compute the  $I_{error}$  and  $Q_{error}$ , the phase detection and the integrator filter which provides the angle value for the CORDIC rotation, the CORDIC in vectoring mode to compute the magnitude and adder to compute the absolute value. The comparator is an adder that computes  $I_{error}$  and  $Q_{error}$ . It adds rather than subtracts the input and feedback signals as the feedback signal is already 180 degrees shifted due to the inversion of the PA. The selection of CORDIC for the implementation is due to the low power requirements for the digital circuit as well as the available system delay.

The implementation of (1) requires two multipliers and one comparator. For the digital integrator the most practical implementation is from its analog counterpart by means of the bilinear transformation [8], where a mapping from the s-plane to the z-plane is performed with

$$H(z) = \frac{C_0}{s} \Big|_{s=\frac{2}{T_s} \left( \frac{1-z^{-1}}{1+z^{-1}} \right)} \quad (5)$$

The discrete transfer function  $H(z)$  is given by

$$H(z) = \frac{C_0 T_s}{2} \left( \frac{1+z^{-1}}{1-z^{-1}} \right) \quad (6)$$

where  $T_s$  is the sampling frequency. The realization of the filter, in transposed direct form II, is shown in Figure 5.



shift error. For a sampling frequency of 633 kHz,  $\frac{C_0 T_s}{2}$  must be higher than 0.048; this condition is fulfilled by choosing  $\frac{C_0 T_s}{2} = 0.0625$ . The multiplication can be substituted by a 4 bits wired right shift. In general, the CORDIC implementation scales the output values, and usually that scaling factor has to be removed (by means of a division or multiplication). However, as the digital block is part of a loop it can contribute with gain. To this end each CORDIC contributes with a factor of 1.647 to the loop gain.

#### 4. RESULTS

Simulations were carried out with an input bitstream of 19.2 Kbps, modulated in  $\pi/4$ -DQPSK. As the results indicate, 12 bits are required for a proper error computation of the quadrature signals. The frequency spectrum for the input signal and open and closed loop system is illustrated in Figure 6 and Figure 6b, respectively. In both, open and closed loop system, 20 dB amplification can be observed. Additionally, the closed loop achieves a distortion attenuation close to 20 dB with respect to the open loop. The design was implemented in the Xilinx Spartan3 X3s50-4tq144 FPGA. Table 1 shows the logic utilization and distribution. The minimum period achieved was 11.988 ns with a latency of 180 ns, and total power dissipation of 33.31 mW, running at 83.3 MHz clock frequency. Figure 7 shows the post place and route floor-plan and routing.

#### 5. CONCLUSIONS

Mixed-signal Cartesian feedback proves to be an efficient linearization method for a stable system with sufficient phase margin. Such a feedback improves linearity when provided with adequate amount of loop gain. As the results obtained indicate, the use of the CORDIC algorithm proves to be a simple, low-power and robust solution, for the low bandwidth input signal.




Fig. 6. Frequency spectrum results.

Table 1. FPGA logic utilization and distribution.

Logic Utilization	Used	Available	Percentage
Number of Slice Flip Flops	126	1,536	8%
Number of 4 input LUTs	428	1,536	27%
Number of MULT18x18s	2	4	50%




Fig. 7. FPGA implementation.

#### 6. REFERENCES

- [1] V. Petrovic, "Reduction of spurious emission from radio transmitters by means of modulation feedback," *IEE Conf. on Radio Spectrum Conservation Techniques*, pp. 44–49, 1983.
- [2] M. A. Briffa, *Linearization of RF Power Amplifiers*, PhD dissertation, Victoria University of Technology, Dep. of Electrical and Electronic, 1996.
- [3] L.R. Kahn, "Single-sideband transmission by envelope elimination and restoration," *Proceedings of the IRE*, vol. 40, no. 7, pp. 803–806, July 1952.
- [4] J.L. Dawson and T.H. Lee, *Feedback Linearization of RF Power Amplifiers*, Springer, 1st edition, June 2004.
- [5] P. Reynaert and M. Steyaert, *RF Power Amplifiers for Mobile Communications (Analog Circuits and Signal Processing)*, Springer, 1 edition, Sept. 2006.
- [6] C. Tassin, P. Garcia, J.-B. Begueret, R. Toup, Y. Deval, and D. Belot, "A mixed-signal cartesian feedback linearization system for a zero-if wcdma transmitter handset ic," in *PhD Research in Microelectronics and Electronics*, July 2005, vol. 2, pp. 59–62.
- [7] T.H. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits, Second Edition*, Cambridge University Press, 2nd edition, Dec. 2003.
- [8] S. Mitra, *Digital Signal Processing*, McGraw-Hill Science/Engineering/Math, 3 edition, Jan. 2005.
- [9] J.E. Volder, "The CORDIC trigonometric computing technique," *IEEE Transactions on Electronic Computers*, vol. EC-8, no. 3, pp. 330–334, Sept. 1959.