FPGA designs
for
reconfigurable converters

Advanced FPGA TDC design

This page contains some design enhancements over the basic design to easily adept that design to an asynchronous START/STOP w.r.t. systems clock or long measurement range requirements.

Page in development

TDC basics

The contents of this page will be released soon.