

## MODULE 7

### MODULARITY

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 1

## Outline

- Background on Modular Design
  - Hierarchy, reuse, regularity
  - Architecture, bit-slicing
- Adder Design
- (Multiplier Design)
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

contains a lot of reminders

Get further appreciation of some system level design issues

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 2

## Anonymous Transistors


- Large Chips have  $> 10^8$  transistors
- Cannot consider each transistor separately during design
- Large chips have many “anonymous transistors” [Chris Verhoeven]
- Assembled from pre-designed building blocks
  - Such as on chip memory blocks
  - Or other blocks ranging from adders to complete sub systems [e.g. MP3 decoder, memory, ...]
- Blocks are assembled from sub blocks, and so on
- Block types depend on architecture

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 3

## Design Levels



7 - timing design

8 - modularity

6 - sequential

5 - combinational

4 - inverter

2 - devices


3 - process

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 4

## Hierarchy - Modularity



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 5

## Modularity - Regularity


- Regularity at architecture level
- At logic level
- At transistor level
- At layout level
- Bit-slices, abutment, array-structures,

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 6


## A Generic Digital Processor



TUD/EE ET4293 - d9igic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 7



Itanium  
Datapath  
Pipeline


McNairy  
IEEE Micro 2003

TUD/EE ET4293 - d9igic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 8

## Itanium Integer Unit




Itanium has 6 integer execution units like this

TUD/EE ET4293 - d9igic - 1213 - © NvdM 07 Modularity

13/03/28

9

## Itanium Integer Datapath




Fetzer, Orton, ISSCC'02

TUD/EE ET4293 - d9igic - 1213 - © NvdM 07 Modularity

13/03/28

10

## Bit-Sliced Design




Tile identical processing elements

TUD/EE ET4293 - d9igic - 1213 - © NvdM 07 Modularity

13/03/28

11

## Bit-Sliced Datapath




TUD/EE ET4293 - d9igic - 1213 - © NvdM 07 Modularity

13/03/28

12

## Building Blocks for Digital Architectures

- ✓ **Arithmetic unit**
  - Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)
- ✗ **Memory**
  - RAM, ROM, Buffers, Shift registers
- ✗ **Control**
  - Finite state machine (PLA, random logic.)
  - Counters
- ✗ **Input-Output**
  - Off-chip drivers, receivers
- ✗ **Interconnect**
  - Switches
  - Arbiters
  - Bus



TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 13

## Adder Design

- Adders are fundamental building blocks
    - Digital filtering (DSP): MP3 en/decoder, GSM, GPS, ...
    - Data processing
    - Multiplication
    - Address arithmetic
    - ...
  - Good performance is key
  - Many architectures
    - Static adder
    - Dynamic adder (Manchester Carry Chain)
    - Pipelined Adder
    - Carry-Bypass, Carry Lookahead, Carry Select
    - ...
  - Design trade-offs, optimization
    - Architecture level
    - Logic level
    - Circuit level
    - Layout level
- ↑ Most effective  
 ↓ Least effective




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 14

## Full-Adder



Add three one-bit numbers  
 Equivalently: count # 1's in A, B, Ci  
 Output as 2-bit number <C<sub>out</sub>S>


C <sub>in</sub>	B	A	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 15

## The Ripple-Carry Adder




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 16

## The Binary Adder



	$\bar{C}$	C		$\bar{C}$	C
$\bar{A}\bar{B}$		1			
$\bar{A}B$	1				1
$A\bar{B}$		1	1	1	
$AB$			1	1	1

(a) SUM

	$\bar{C}$	C
$\bar{A}\bar{B}$		
$\bar{A}B$		1
$A\bar{B}$	1	1
$AB$		1

(b) CARRY

$AB + BC + AC$

$$S = A \oplus B \oplus C_i$$

$$= \bar{A}\bar{B}C_i + \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i$$

AND-OR expressions for sum and carry


$$C_o = AB + BC_i + AC_i$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 17

## Full Adder Logic



$$S = A \oplus B \oplus C_i$$

$$C_o = AB + BC_i + AC_i = AB + (A \oplus B) C_i$$

Why is this not so good in CMOS?

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 18

## Naive Complementary CMOS Implementation


- Use DeMorgan to convert AND-OR expressions for SUM and CARRY to NAND-NAND

■  $PQ + RS = \overline{\overline{PQ} \overline{RS}}$  (example)

Q: What is advantage of NAND-NAND over NOR-NOR? Consider drive strength vs. area

### Transistor Count


- 3 × INVERT
- 3 × NAND-2
- 5 × NAND-3
- 1 × NAND-4



Can do better using more clever boolean factoring, but...

## Nand/Nand vs Nor/Nor

### Logical Effort



$p$  ratio of intrinsic delay compared to inverter  
 $g$  logical effort – ratio of inp. cap for same strength  
 $p, g$  independent of sizing, only topology of gate

NAND Logical Effort:  $(n+2)/3$   
 NOR Logical Effort:  $(2n+1)/3$

## Full-Adder Boolean Factoring

$$S = ABC_i + \overline{A}BC_i + A\overline{B}C_i + AB\overline{C}_i + \overline{A}\overline{B}\overline{C}_i + ABC_i$$


$$= ABC_i + \overline{C}_0(A + B + C_i)$$

$$C_o = AB + BC_i + AC_i$$

$$= AB + (A + B)C_i$$

$C_{in}$	B	A	$C_{out}$	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

## Improved Complementary Static Full Adder




28 Transistors

Carry logic  
 $C_o = AB + (A + B)C_i$


Sum logic  
 $S = ABC_i + \overline{C}_0(A + B + C_i)$

## Ripple-Carry Adder Delay



- Worst case delay through full carry path (ripple carry)
- Linear with the number of bits (N)
- $T_{adder} = (N-1) T_{carry} + \text{Max}(T_{carry}, T_{sum})$
- $T_{adder} = O(N)$  “ $T_{adder}$  is of Order N” means linear with N
- Goal: Make the fastest possible carry path circuit

## Adder Evaluation



### Carry Chain:

- Long PMOS chains
- High C at X
- 2 (inverting) stages

### Inversion Property

$C_{in}$	$B$	$A$	$C_{out}$	$S$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

**Mirror Symmetry**

$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_0(A, B, C_i) = C_0(\bar{A}, \bar{B}, \bar{C}_i)$$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 25

### Minimize Critical Path by Reducing Inverting Stages

- Can eliminate inverter in carry from each FA
- Need 2 different types of cells, but both with inverting carry – will require only one stage per bit

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 26

### Eliminate Inverter In Carry.

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 27

### Further Boolean Factoring

- Goal: fastest carry computation possible
- Pre-compute intermediate variables based on A, B, and when  $C_i$  arrives,  $C_o$  is almost ready
- The intermediate variables are called
  - P** (Propagate)
  - G** (Generate)
  - K** (Kill) aka **D** (Delete)
- Only one or two of these are needed

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 28

### Carry Status Intermediate Variables

A	B	$C_i$	S	$C_o$	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

- P, G, D ONLY depend on A, B
- Simple and fast expressions for S and  $C_o$  based on G, P and  $C_i$
- Or D instead of G

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$


TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 29

### Carry – Dual PU/PD vs Mirror Structure

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 30

### Mirror Adder - Carry Logic


A	B	C <sub>i</sub>	S	C <sub>o</sub>	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate



$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

### Mirror Adder - Symmetrical Sum Logic




Dual Structure

Symmetrical Structure


### Mirror Adder - Symmetrical Sum Logic

A	B	C <sub>i</sub>	S	C <sub>o</sub>	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate



- No need to restrict topologies to strictly dual
- But must always obey **Mutual Exclusion Principle** (and in static CMOS, output must always be driven)


### Mirror Adder - Complete.




- Symmetrical NMOS/PMOS chains ==> **symmetrical timing**
- **Max 2 PMOS in series** in carry chain
- High capacitance at X, but **only one stage in carry** ... and can optimize layout to reduce (diffusion) cap at X
- Transistors connected to C<sub>i</sub> closest to output
- **Only** transistors in carry chain need size optimization for speed rest can be minimum size

### Mirror Adder

#### Stick Diagram



### Transmission Gate Full Adder




- (Generate)  $G = AB$
- (Propagate)  $P = A \oplus B$
- (Delete)  $D = \bar{A} \bar{B}$

$$(Propagate) P = A \oplus B$$


$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$


### Manchester Carry Chain



### Manchester Carry Chain




### Manchester Carry Chain Delay




Given an expression of delay (symbols, not numbers) as a function of the number of bits

### Manchester Carry Chain

#### Stick Diagram




### Carry-Bypass Adder




Idea: If (P0 and P1 and P2 and P3 = 1) then C\_o3 = C\_0, else "kill" or "generate".

### Carry-Bypass Adder (cont.)




$$t_{adder} = t_{setup} + M t_{carry} + (N/M - 1) t_{bypass} + (M - 1) t_{carry} + t_{sum}$$


### Carry Ripple versus Carry Bypass



### Carry-Select Adder




### Carry Select Adder: Critical Path



$N$  bits,  $M$  bits/stage  
 $t_{\text{carry}}$  is delay per bit

$$t_{\text{add}} = t_{\text{setup}} + M t_{\text{carry}} + \left(\frac{N}{M}\right) t_{\text{mux}} + t_{\text{sum}}$$

### Linear Carry Select




Assume unit delays per block, delays annotated as such

There is some slack

### Square Root Carry Select

$P$  stages of increasing width




$$N = M + (M + 1) + (M + 2) + \dots + (M + P - 1)$$

$$= MP + \frac{P(P-1)}{2} = \frac{P^2}{2} + P\left(M - \frac{1}{2}\right) \approx \frac{P^2}{2} \text{ if } N \gg M$$

$$P = \sqrt{2N} \Rightarrow t_{\text{add}} = t_{\text{setup}} + P t_{\text{carry}} + (\sqrt{2N}) t_{\text{mux}} + t_{\text{sum}}$$

### Adder Delays - Comparison





## Multiplier Design

- Multipliers are fundamental building blocks too
  - Digital Signal Processing (DSP): MP3 en/decoder, GSM, GPS, ...
  - Data processing
  - Address arithmetic
  - ...
- Good performance is key, often they are the performance bottleneck
- Multipliers are complex arrays of adders
- Many architectures
  - Basic Array Multiplier
  - Bit-serial
  - Booth-encoding multiplier
  - Baugh-Wooley multiplier
  - Wallace tree multiplier
  - ...
- Design trade-offs, optimization
  - Architecture level, Logic level, Circuit level, Layout level

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 49


## The Binary Multiplication

$$X = \sum_{i=0}^{M-1} X_i 2^i \quad Y = \sum_{j=0}^{N-1} Y_j 2^j$$

$$Z = X \times Y = \sum_{k=0}^{M+N-1} Z_k 2^k$$

$$= \left( \sum_{i=0}^{M-1} X_i 2^i \right) \left( \sum_{j=0}^{N-1} Y_j 2^j \right)$$

$$= \sum_{i=0}^{M-1} \left( \sum_{j=0}^{N-1} X_i Y_j 2^{i+j} \right)$$




- Conclusion: similar to decimal multiplication**
- $X_{10} \times Y_{10} = \sum_{i=0}^{M-1} \left( \sum_{j=0}^{N-1} X_i Y_j 10^{i+j} \right)$

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 50

## The Array Multiplier




TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 51

## The MxN Array Multiplier — Critical Path



$$t_{mult} \approx [(M-1) + (N-2)]t_{carry} + (N-1)t_{sum} + t_{and}$$

Requires comparable carry and sum delays

→ Different adder architectures

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 52


## Layout Strategies (regularity)

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28

8 modularity 53

## Bit-Sliced Design




- Tile identical processing elements
- Rows for each bit
- Columns for each function
- Control from top (often with control-slice)
- (Example orientation)

TUD/EE ET4293 - digic - 1213 - © NvdM 07 Modularity

13/03/28


8 modularity 54

## Layout Strategies for Bit-Sliced Datapaths




TUD/EE ET4293 - dgic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 55

## Layout of Bit-sliced Datapaths




TUD/EE ET4293 - dgic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 56

## Layout of Bit-sliced Datapaths (2)




TUD/EE ET4293 - dgic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 57

## Layout of Bit-sliced Datapaths (3)



TUD/EE ET4293 - dgic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 58

## Design as a Trade-Off



TUD/EE ET4293 - dgic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 59

## VLSI Design.

- Select right structure
- Determine and optimize critical timing path for speed
- Optimize rest for area (cost) and/or power and/or design time
- Consider layout aspects

Regularity and modularity are a VLSI designer's best friends

TUD/EE ET4293 - dgic - 1213 - © NvdM 07 Modularity 13/03/28 8 modularity 60

## Summary.

- Background on Modular Design
  - Hierarchy, reuse, regularity
  - Architecture, bit-slicing
- Adder Design
- Multiplier Design
- Shifter Design
- Layout Strategies (regularity)
- Design as a Trade-Off

Got further appreciation of some  
system level design issues?