

## Module 2: Process Fundamental Technology

### Real men own fabs.

*W.J. Saunders III, Chairman and CEO of Advanced Micro Devices Inc.*

**Building a new fab is like playing Russian roulette. When you build a fab, you hold the gun to your head, pull the trigger and wait three years to see if you're dead.**

*Unnamed IC company executive. (Integrated Circuit Design, September 1996)*

## Outline

- CMOS Processing
  - Wafer Production
  - CMOS Process Outline
  - Photolithography
  - Material Deposition & Removal
  - Oxide Growth & Removal
- Layout Design
  - Layer map
  - Layout examples
  - Stick diagrams
- Design Rules
  - Only very briefly


## CMOS Processing

- Overview
- Photolithography
- Material Deposition & Removal
- Oxide Growth & Removal

## IC Technology




- cleaning
- deposition
- apply photoresist
- exposure
- development
- etching
- remove resist




Multiple cycles, 100's STEPS in total







## Another Overview of Semiconductor Processing



## Wafer Processing - Czochralski Method


- Start with crucible of molten silicon ( $\approx 1425^{\circ}\text{C}$ )
- Insert crystal seed in melt
- Slowly rotate/raise seed to form single crystal boule
- After cooling, slice boule into wafers & polish





### Adding Materials


- Add materials on top of silicon
  - Polysilicon
  - Metal
  - SiO<sub>2</sub>
- Methods
  - Vapor deposition
  - Sputtering (Metal ions)



TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process 13/02/21 13

### Patterning Added Materials


- Add material to wafer
- Coat with photoresist
- Selectively remove photo resist (PR), after exposure through mask
- Remove unprotected (by PR) material
- Remove remaining PR



TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process 13/02/21 14

### Diffusion


- Modify electrical properties of Si:
  - N-type (extra electrons)
  - or p-type (fewer electrons ⇔ extra holes)
- Introduce **dopant** via epitaxy or ion implant e.g. Arsenic (N), Boron (P)
- Allow dopants to **diffuse**
- Block diffusion in selective areas using oxide or PR (photo-resist)
- Diffusion spreads both vertically, horizontally




TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process 13/02/21 15

### CMOS – Complementary Metal Oxide Semiconductor Technology

#### 2 Distinct Transistor Types




n-type



p-type

- “on” when V<sub>g</sub> is high
- “on” when V<sub>g</sub> is low
- With n-type s/d
- With p-type s/d
- Electrons (n) as carrier
- Holes (p) as carrier
- Built in p-type Si
- Built in n-type Si




n-well (for PMOS) in p-type substrate (for NMOS)

TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process 13/02/21 16

### Outline of Process Flow

First place **n-well** to provide properly-doped substrate for n-type, p-type transistors :




NMOS transistor

PMOS transistor

TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process 13/02/21 17

### Outline of Process Flow, cont'd

Pattern **gate** next, to later act as a mask for source and drain diffusions:



NMOS transistor

PMOS transistor

TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process 13/02/21 18

### Outline of Process Flow, cont'd

Add **s/d diffusions**, performing **self-masking** by poly gate:

Poly also works as a mask, ensuring good alignment of s/d to gate

NMOS transistor      PMOS transistor

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process      13/02/21      19

### TPS

Polysilicon gate

- What is the cause of  $x_d$ ?
- Why do we want it?

NMOS transistor      PMOS transistor

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process      13/02/21      20

### Outline of Process Flow, cont'd

Add **s/d diffusions**, performing **self-masking** by poly gate:

NMOS transistor      PMOS transistor

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process      13/02/21      21

### Outline of Process Flow, cont'd

Start adding **metal layers**:

Via: contact hole between metal layers

NMOS transistor      PMOS transistor

Similar for subsequent metal layers

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process      13/02/21      22

### Cross-section of IBM CU process

8 metal layers

poly (gate) layer

See: Spectrum, IEEE, Volume: 40, Issue: 2, Feb. 2003

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process      13/02/21      23

### IBM Dual Damascene Metal Deposition

Etch stop (SiN)

Low k dielectric

Via

Si

Contact pad

Seed layer


Via

Barrier

Plated Cu via and pad

[http://www.tms.org/pubs/journals/JOM/9903/Frear-9903.Fig.5.tg.gif]


TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process      13/02/21      24



### Metal CMP Variability Effects

- Systematic, layout-process interaction
- Die-level
- Effect can be modeled with 'local layout density' concept
- (Effective) metal height
- Density function from selectivity of chemical polishing combined with mechanical/chemical 'protection' from dielectric
  - Wide metal sensitive to thinning
  - Narrow dielectric sensitive to erosion

TUD/EE ET4293 - dglc - 1213 - © NvdM - 02 Process 13/02/21 26



### IC Recipe Precisely Fixed

- Process conditions (temperature, time, concentration, ...) **very critical**
- Many **strong compatibility** issues of materials and processes
- Very expensive and **difficult to tune**
- Very expensive **equipment** and facilities
- Need **Billions** of turnover for break-even

TUD/EE ET4293 - dglc - 1213 - © NvdM - 02 Process 13/02/21 28

### Complex Lithographic Process

- Example: ASML TWINSKAN™ NXT:1950i
- Sub wave length Immersion Lithography
- 193 nm KrF Laser (Deep UV)
- 38 nm resolution
- < 3 nm overlay
- Double patterning
- 175 WpH (300 mm)
- DOF < 0.10 μm (1:3.000.000)
- price around 5M€
- [www.asml.com](http://www.asml.com)
- Intel Fab announcement, Oct 19, 2010
- \$ 6-8B investment, 22nm process technology

TUD/EE ET4293 - dglc - 1213 - © NvdM - 02 Process 13/02/21 29



### Compare Stepper Wafer Size and Resolution to NL scale



- Wafer size:  $\varnothing$  300 mm
- Resolution: 38nm
- Netherlands: 40.000 km<sup>2</sup> ~  $\varnothing$  225 km

300 mm	1	22 nm
225 km	750x10 <sup>3</sup>	1.7 cm

A 'magnified' waferstepper could 'print' the Netherlands with a resolution of 1.7 cm in 20 sec.

About equal to a 185 terabit camera  
~ 10 Million 20 megapixel cameras (B/W)

TUD.EE ET4293 - dglc - 1213 - © NvdM - 02 Process 13/02/21 31



### Layout Design

- Layout Design Concepts
  - Layer map
  - Layout examples
  - Stick diagrams

You should be able to understand such a drawing as well as simpler drawings called 'stick diagram'

TUD.EE ET4293 - dglc - 1213 - © NvdM - 02 Process 13/02/21 34

### Layout Design

- Layout is design of fabrication masks
- Each mask is drawn in different color
- Layout is not a free-form drawing
  - Most often: **Manhattan Layout** (rectangular)
  - Sometimes 45-degree angles
  - Curved geometry only for special applications
- Layout should obey Design Rules

TUD.EE ET4293 - dglc - 1213 - © NvdM - 02 Process 13/02/21 35

### Layer Map

- Layers are assigned colors and/or patterns, not always 1 to 1
- Is a matter of convention
- Site-dependent, process dependent, tool dependent
- Be prepared to reverse-engineer layer map of unknown layouts

TUD.EE ET4293 - dglc - 1213 - © NvdM - 02 Process 13/02/21 36

### Polarity of Active Area


- **Active layer** or active area is the source/drain implant layer (area). Usually abbreviated as 'active' only.
- Normally, a so-called **select mask** determines polarity of active
- See color plate 5
- Many simplified drawings only show subset of the masks
- Rest should be clear from context

nwell  
p+

n+ active

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process
13/02/21
37

### Contact Holes and Vias




A --- [red] [black] [blue] [black] --- B  
 Layout (top view)

metal2  
 metal1  
 poly  
 Cross-section along A-B


TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process
13/02/21
38

### Transistor Layout


n-well (p-sub)



n-type



p-type



TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process
13/02/21
39

### Simplified CMOS Layer Map

- Compare to / instead of colorplate 1.
- yellow  nwell – place for P-transistors
- pink  select – invert polarity of active
- green  active – source and drain regions
- red  polysilicon – gate material
- blue  metal 1 – first interconnect metal
- dark blue  metal 2 – second interconnect metal
- magenta  metal 3 – third interconnect metal
- black  contact, via – hole in interlayer oxide

■ Note: active = active area = diff = diffusion, well ≈ tub

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process
13/02/21
40


### Further Simplified CMOS Layer Map


- Compare to / instead of colorplate 1.
- yellow  nwell – place for P-transistors
- green  active – source and drain regions
- red  polysilicon – gate material
- metal 1 – first interconnect metal
- black  contact, via – hole in interlayer oxide

- Or equivalent B/W patterns

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process
13/02/21
41

### Inverter Layout





Assignment 2

Main difficulty: you need to guess/extrapolate covered portions of the layout (e.g. green under blue)

Be able to draw such layouts (but more complex) (layout assignment) and reverse engineer (decode) them

TU/EE ET4293 - dglc - 1213 - © NvdM - 02 Process
13/02/21
42

### From Schematic to Layout

Transistor schematic

Layout

- Active
- Poly Si
- Metal 1
- Contact

TU/EE ET4293 - dpgc - 1213 - © NvdM - 02 Process 13/02/21 43

### Stick diagrams

- A stick diagram is a **cartoon** of a layout.
- Does show components/vias but only **relative placement**.
- Does **not** show **exact placement**, transistor sizes, wire lengths, wire widths, tub boundaries, some special components.

TU/EE ET4293 - dpgc - 1213 - © NvdM - 02 Process 13/02/21 44

### Stick layers

- Metal 3 - - - - -
- metal 2 - - - - -
- metal 1 —————
- poly —————
- n-diff —————
- p-diff —————

Caution: stick diagrams don't display wells, use different colors for active area to distinguish between n-diff and p-diff

TU/EE ET4293 - dpgc - 1213 - © NvdM - 02 Process 13/02/21 45

### Dynamic latch stick diagram

Circuit diagram?

TU/EE ET4293 - dpgc - 1213 - © NvdM - 02 Process 13/02/21 46

### Exercise

See transistor layout below. Determine for each of gate, source, drain which regions A-E (see the layout) form this terminal.

G: .....

S: .....

D: .....

Draw a cross-section through a-a' en b-b'

- Actief (n)
- Poly Si
- Metal 1
- Contact

TU/EE ET4293 - dpgc - 1213 - © NvdM - 02 Process 13/02/21 47

See the CMOS inverter layout on the right

- Draw cross-sections A-A', B-B' and C-C'
- Which of the 2 transistors must be the P-transistor? Why?
- Draw the corresponding N-well.
- Annotate in the layout the location of the VDD and VSS terminals.
- Draw the schematic, including L and W ratios.

- Actief
- Poly Si
- Metal 1
- Contact

TU/EE ET4293 - dpgc - 1213 - © NvdM - 02 Process 13/02/21 48



### Design Rules

- The fabrication process will suffer from **tolerances**
- Chip features will have a practical **minimum size** to allow them to be fabricated reliably enough (with high enough **yield**)
- This is captured into a set of precise **Design Rules**
- Modern processes have terribly complex set of design rules as a compromise between **flexibility** and **manufacturability**
- Need to work with those rules during cell layout.

TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process

13/02/21

49

### Layers in 0.25 μm CMOS process

Layer Description	Representation				
metal	m1	m2	m3	m4	m5
wall	w0				
polysilicon	poly				
contacts & vias	ct	+12,+23,+34,+45	mc	mc	mc
active area and FETs	ndf	pdf	slf	plf	
select	npol	ppol			


TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process

13/02/21

50

### Intra-Layer Design Rules

#### Example Rules




TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process

13/02/21

51

### Transistor Layout




TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process

13/02/21

52

### Vias and Contacts




TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process

13/02/21

53

### Inverter Layout and Cross-Section



TU/EE ET4293 - dgc - 1213 - © NvdM - 02 Process

13/02/21

54

