## Exam Digital IC Design (ET4293)

Date: Thursday, April 14, 2011 Time: 09.00 am-12.00 am
Name: SOL UTIONS Student number: Mark:

## Read first:

- Write your name and student number in the boxes above and on the odd numbered pages.
- This is an open-book exam, you can use the Rabaey book and a printed copy of the lecture slides.
- Whenever technology data is needed and it is not given explicitly, the values from the $0.25 \mu \mathrm{~m}$ technology from the Rabaey book should be assumed.
- You are allowed to use a non-programmable calculator.
- Circle or cross the right answer of multiple-choice.
- Write your answers on this paper in the reserved spaces. Optionally, you can hand in extra pages. Write your name and student number on these extra pages, and show on the answer sheets that more details are in the separate sheets.
- Logical inverses (Boolean negation) is identified with primes ('). (Sometimes with an overbar.)
- When you need to give an explanation or calculation, be concise but precise. In graphs, always identify and draw/write the relevant values and quantities. Pay attention to the units, and scale factors.
- Each sub question is worth 4 points, for a total of 72 points.


## Question 1.

Consider the layout below. Draw its transistor schematic in the box to the right.


## Question 2.

Consider the device configuration to the right. M1 is a minimum size transistor (assume $\mathrm{W} / \mathrm{L}=1$ ). Assume the transistor parameters from the back cover of the book, but assume that $\gamma=0$ (no body effect) and $\lambda=0$ (no channel length modulation). Assume a short-channel transistor modelled by the unified model. $\mathrm{VDD}=2 \mathrm{~V}$.
a. Write down the equations (and only those) that you need to determine the voltage at node $Y$. While this does depend on $V_{Y}$, do not plug in any values yet. BE COMPLETE and CONSIDER ALL POSSIBLE SOLUTIONS. Determine for each solution when it is valid.


$$
\begin{aligned}
& \text { Ansere: } V_{G D}=0 \Rightarrow \text { either SAT or VSAT } \\
& \text { SAT: } \frac{V_{O D}-V_{Y}}{R}=\frac{h^{\prime}}{2}{ }^{\prime} \underline{L}\left\{\left(V_{S S}-V_{T}\right)^{2}\right. \\
& \left.V_{S A T}: \frac{V_{D O}-V_{T}}{R}=k^{\prime} \frac{w}{L}\left(V_{S S}-V_{T}\right) V_{D_{S T} T}-\frac{V_{V_{S A T}}^{2}}{2}\right)
\end{aligned}
$$

b. We would like to place $V_{Y}$ at 0.8 V . Draw the (approximate) load lines (current $I$ as a function of $V_{Y}$ ) for both the MOS transistor and the resistor in the diagram on the right. Try to have the complete load lines for each region of validity, not just a fraction of them around $V_{Y}=$ 0.8 V . But be careful that the crossing of the load lines of the MOS and of the resistor is in the right part of the curve. You SHOULD identify the relevant/special values on the voltage axis.
c. Determine the value of the resistance $R$ required to have $V_{Y}=0.8 \mathrm{~V}$. Answer below,
 including calculation.

$$
\mathrm{R}=
$$

Calculation:
Device is in saturation (no inversion at drainside)
d. Now assume that the $\lambda$-factor (channel length modulation) of the MOS is nonzero, in contrast to what was assumed so far. Determine qualitatively if the voltage at node Y will go up, down or remain unchanged. Explain your answer.

| $\square \mathrm{Up}$ | $\square$ Down | $\square$ Unchanged |
| :--- | :--- | :--- |
| Explanation: |  |  |
| Transistor will conduct more cwrent |  |  |

## Question 3.

Consider the circuit below, with a minimum sized inverter driving an $u$-sized inverter, in turn driving a capacitive load $C_{L}$ through a wire with resistance $R$ and capacitance $C$. The minimum size inverter has an input capacitance $C_{i}$ and an output resistance $r_{0}$.

a. What is the propagation delay, $t_{p}$, of the above circuit in terms of $r_{0}$ and the necessary variables given? Use $u$ as a parameter. Give the equivalent RC schematic for explaining your answer.

| $t_{p}=r_{0} C_{i}+\frac{r_{0}}{u}\left(\frac{c}{2}\right)+\left(\frac{r_{0}}{a}+R\right)\left(\frac{C}{2}+C_{6}\right)$ |  |
| :--- | :--- |
| Schematic: | $\frac{1}{\pi} u C_{i}$ |

b. What value of $u$ minimizes $t_{p}$ ?

$$
u=
$$

Calculation:

$$
\begin{aligned}
\frac{d t_{p}}{d u}=0 & \Rightarrow r_{0} c_{i} *=\frac{r_{0}}{c^{2}}\left(c+c_{L}\right) \\
& \Rightarrow u=\sqrt{\frac{c+c_{L}}{c_{i}}}
\end{aligned}
$$

## Question 4.

Consider the circuit on the right with internal nodes denoted by numbers 1 ... 3
a. Assuming a load capacitance of 10 fF , determine the transistor sizes for a $\mathrm{t}_{\mathrm{pLH}}=\mathrm{t}_{\mathrm{pHL}}=10 \mathrm{ps}$. Assume $\mathrm{L}=1$ and round up each W to integer numbers.
Brief calculation below for the NMOS pull-down transistor for input $d$ only, write your answer only for all transistors next to the transistors in the schematic. You may ignore internal capacitance of this gate.
Calculation for pull-down $d$ :
$0.6 \mathrm{~g} C<10.10^{-12} \Rightarrow R<1.45 \mathrm{k} \Omega$
pull down, 1 in series: $w>\frac{13 k}{1.45 k}=8.97 \Rightarrow w=9$
pul down: $w>2 \times 0.97 \Rightarrow w=18$ 3opoalloperv $2 \times \frac{31}{4.45} \times 2$

b. Determine the logical effort of input b, assuming a PU/PD ratio of 2 .


Question 5.
Now consider again the circuit from the previous question, and make the following assumptions:

- The on-resistance of each NMOS and of each PMOS is $10 \mathrm{k} \Omega$.
- Each NMOS source or drain contributes 1 fF from the node it is connected to, to ground.
- Each PMOS source or drain contributes 3fF from the node it is connected to, to ground.
a. For each of the internal nodes 1, 2 and 3 and the output node out, determine the total capacitance to ground. Only answer.

| $\mathrm{C}_{1}=3$ | $\mathrm{C}_{2}=6$ | $\mathrm{C}_{3}=9$ | $\mathrm{C}_{\text {out }}=9$ |
| :--- | :--- | :--- | :--- |

b. Find the Elmore delay when the inputs $a b c d$ are initially 1010 and then $a$ switches $1 \rightarrow 0$. Make sure to draw the equivalent circuit diagram you are using, and give your calculation.
Hint: if an intermediate capacitance is already precharged to the correct value, assume that this capacitor contributes nothing to the Elmore delay, and can hence be ignored in the model.

$$
t_{\mathrm{p}}=20 \mathrm{k}\left(C_{\text {out }} C_{1}\right)=240 \mathrm{ps}
$$

Schematic and calculation:
Omit transistors that are off after switching Omit caps that are recharchod/not include caps that rise $C_{1}$, lout


Question 6.
a. Again consider the same circuit. Compute the probability of the output out being zero if the input probabilities are $\mathrm{P}(\mathrm{a}=0)=0.3, \mathrm{P}(\mathrm{b}=0)=0.4, \mathrm{P}(\mathrm{c}=0)=0.4$ and $\mathrm{P}(\mathrm{d}=0)=0.2$. Assume all inputs to be uncorrelated.

b. Now, assume that $\mathrm{P}($ out $=0)=0.7$ (this is not necessarily the correct answer to the previous problem). Given a total load capacitance of 25 fF , a supply voltage of 2.5 V and a nominal frequency of 1 GHz (the gate is in the combinational part of a sequential machine, clocked at 1 GHz ), determine the dynamic power dissipation in W. You may disregard the dissipation internal to this gate (associated with charging and discharging of the internal capacitors).

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{dyn}}=32.8 \mu \mathrm{~W} \\
& \quad \text { Explanation/calculation } \\
& \quad \text { Switching probability } \alpha=0.7 \times(1-0.7)=0.21 \\
& P=\alpha \rho v^{2}=32.8 \mu \mathrm{w}
\end{aligned}
$$

Question 7.
Consider the single-clock phase positive edge triggered pipeline, shown here.
a. What is the constraint that determines the minimum clock period T ?

b. Assume that the propagation time of CL1, CL2, and CL3 is $1 \mathrm{~ns}, 2 \mathrm{~ns}$, and 3 ns , respectively. By tailoring the skews, the clock period can be minimized. Compute the skews (positive or negative) required at each register to minimize T , assuming zero setup time, zero hold time, and zero $\mathrm{t}_{\mathrm{c}-\mathrm{q}}$.

c. Compute T.

$$
T=2
$$

Explanation/calculation
See above
d. Assume $t_{s u}=0.5 \mathrm{~ns}$, will T need to increase, can it stay unchanged or can it decrease further? How will the latency change, if at all?

T :
Latency:
Explanation/calculation
Tiu adds to the delay. $\rightarrow T=2.5 \mathrm{~ns}$
Latency in time: 6.5 ns - (increase by 1.6
Lalengs in cycles: unchanged
Question 8.
Consider the 4-bit adder below. It is pipeline to the bit level, to achieve as high a throughput as possible. The vertical bars denote columns of registers.


Let $T_{\text {carry }}$ be the delay of the input of the full adder (or half adder) to the carry output, and $T_{\text {sum }}$ the same for the the sum bits. Assume that the delays of the half-adder are equal to those of the fulladders. The maximum clock speed is mainly being determined by:

| A | $\mathrm{T}_{\text {carry }}$ |
| :--- | :--- |
| B | $\mathrm{T}_{\text {sum }}$ |
| C | $\mathrm{T}_{\text {carry }}+\mathrm{T}_{\text {som }}$ |
| D | Max $\left(\mathrm{T}_{\text {carry }}, \mathrm{T}_{\text {sum }}\right)$ |
| E | Min $\left(\mathrm{T}_{\text {carry, }}, \mathrm{T}_{\text {sum }}\right)$ |

Answer $A \quad B \quad C \quad D \quad$ (circle answer)
Explanation:
max delay from any input to any output

