## Exam Digital IC Design (ET4293-D2)

Date: Thursday, March 3, 2008 Time: $09.00 \mathrm{am}-12.00 \mathrm{am}$

## Read first:

- Write your name and student number in the boxes above and on the odd numbered pages.
- This is an open-book exam, you can use the Rabaey book and a printed copy of the lecture slides.
- You are allowed to use a calculator.
- Circle or cross the right answer of multiple-choice.
- Write your answers on this paper in the reserved spaces. Optionally, you can hand in extra pages. Write your name and student number on these extra pages, and show on the answer sheets that more details are in the separate sheets.
- Logical inverses (Boolean negation) is identified with primes ('). (Sometimes with an overbar.)
- When you need to give an explanation or calculation, be concise but precise. In graphs, always identify and draw/write the relevant values and quantities. Pay attention to the units, and scale factors.


## Question 1.

See the layout of a NMOS transistor at the right.
a. What are the length and width of the transistor (in $\lambda$ )?


b. Draw the cross-sections $a-a^{\prime}, b-b^{\prime}$ and $c-c^{\prime}$.


Exam Digital IC Design (ET4293), March 3, 2008, page 1 of 6.

## Question 2.

a. Consider the figure on the right. Assume that R is very large. What is the best approximation of $\mathrm{V}_{\text {out }}$ ?

(a)

(b) $V_{T p}$
(c) $\mathrm{VDD}-\mathrm{V}_{\mathrm{Tp}}$
(d) 0
(e) VDD
b. In the preceding circuit, the body effect makes the voltage $\mathrm{V}_{\text {out }}$ :
(a)
Higher
(b) Lower
(c) No effect
(d) Can not be determined

## Question 3.

De figures below represent a side-view of a MOSFET with its channel under different operating conditions. Use the figures for the following questions. The transistors are 'typical' digital MOS transistors, like from the book of Rabaey.

(a)

(b)

(c)

(d)

(e)
a. Which of the figures above is the best representation of the channel in the schematic on the right (Choose one of (a) - (e)).


Figure: b (saturation)
b. Which of the figures above is the best representation of the channel in the schematic on the right (Choose one of (a) - (e)).


Figure: e (off)
c. Which of the figures above is the best representation of the channel of an NMOS transistor with $\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{T}}=0.7 \mathrm{~V}$ en $\mathrm{V}_{\mathrm{SB}}=0 \mathrm{~V}$ (Choose one of (a) - (e)).
Figure: b (sat)

| Name: | Student number: |
| :--- | :--- |

## Question 4.

The VDD (supply voltage) of the circuit on the right is 2.0 V . The transistors are those from the Rabaey book and all have the same $\mathrm{W} / \mathrm{L}$ ratio, which is 8 .
a. Give the input values (logical values, either 0 or 1 ) for the best-case and worst-case pull-down resistance.

Best-case abed $=11 \| 1$ Worst-case bcd $=011\}$
b. Consider the case with input a and d being high (equal to VDD) and input b and c being low ( 0 V ).

Determine the effective on-resistance $\mathrm{R}_{\mathrm{on}}$ of the pull-down network.
$\mathrm{R}_{\mathrm{on}}=$
Calculation:

$$
\frac{15 k}{8} \times 2=\frac{30}{8}=33 / 4 k \Omega
$$

## Question 5.

For the circuit at the right, determine the final value of $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{C}}$, assuming the initial condition at each of the nodes is 3 V and $\mathrm{V}_{\mathrm{TP}}=$ -0.5 V (ignore the body effect).


Explanation: $V_{a}$ pulled down to 1.5 , which is $V_{G_{A}} V_{T p}$ $V_{b}$ pulled down to $V_{G_{B}}-V_{\text {pp }}=2.0 \mathrm{~V}$ $V_{c}$ pulled down to 2.0 V

## Question 6.

Consider the circuit on the right with 3 identical invertors and 2 different interconnects. The total resistance and capacitance of these interconnects, $\mathrm{R}_{\mathrm{i}}$ and $\mathrm{C}_{\mathrm{i}}(\mathrm{i}=1,2)$ is shown in the figure (only symbolic value, not numerical). These 3 identical invertors have an input capacitance of $\mathrm{C}_{\mathrm{in}}$, an output capacitance of $\mathrm{C}_{\text {out }}$ and an equivalent output resistance of $\mathrm{R}_{\text {out }}$.


Note: 'idem' means 'identical'
a. Draw the equivalent schematic, consisting of one voltage source and the minimum number of R's and C's (no distributed R/C elements!) to determine the Elmore delay from the input of invertor 1 to the input of invertor 2. For each R and C in the schematic, present its value in terms of the parameters $\left(\mathrm{R}_{\mathrm{i}}, \mathrm{C}_{\mathrm{i}}, \mathrm{C}_{\text {in }}, \mathrm{C}_{\text {out }}, \mathrm{R}_{\text {out }}\right)$ in the schematic above.

Equivalent schematic:


$$
\begin{aligned}
& C_{a}=C_{\text {ont }}+\frac{C_{1}}{2}+C_{2}+C_{i n 3} \\
& C_{b}=\frac{C_{1}}{2}+C_{i n 2}
\end{aligned}
$$

b. Determine the Elmore delay from the input of invertor 1 to the input of invertor 2 in terms of the parameters $\left(\mathrm{R}_{\mathrm{i}}, \mathrm{C}_{\mathrm{i}}, \mathrm{C}_{\text {in }}, \mathrm{C}_{\text {out }}, \mathrm{R}_{\text {out }}\right)$ in the schematic above. Only an answer, no calculation.

$$
\begin{array}{ll}
\mathrm{T}_{\text {ed }}=R_{\text {out }} C_{a}+\left(R_{\text {ort }}+R_{1}\right) C_{b}=R_{\text {out }}\left(C_{\text {out }}+C_{1}+C_{2}+2 C_{\text {in }}\right)+R_{1}\left(C_{\text {in }}\right. & \left.+\frac{C_{1}}{2}\right) \\
\text { Question 7. } & =R_{\text {out }}\left(C_{a}+C_{b}\right)+R_{1} C_{b}
\end{array}
$$



a. Consider the circuit above. You need to determine the sizes $S_{2}$ and $S_{4}$ such that the delay is minimal. What is the delay, expressed in terms of $\mathrm{t}_{\mathrm{p} 0}$ (intrinsic delay)? Give calculation.


Name:
Student number:

## (continued)

## Question 8.

Give the Boolean formula for the circuit at the right.

| Out $=A B$ | $B$ | $A$ | OUT | OUT |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 |
|  | 0 | 1 | $B$ | 0 |
|  | 1 | 0 | 0 | 0 |
|  | 1 | 1 | $B$ | 1 |



## Question 9.

Consider the 2 circuits on the right. The large blocks, of which the function is not important now, require to be switched into stand-by mode by disconnecting them from the supply. This can be done with either an NMOS in the VSS line or a PMOS in the supply line.

(a)

(b)

The standby transistor, in both cases, must be able to deliver enough current for the functional unit without too large a voltage drop The standby transistors are in the 0.25 hm process technology from the $2^{\text {nd }}$ edition Rabaey book.
a. Which of the circuit alternative, (a) or (b) would be your choice, and why?

Answer: O
Explanation: smaller for same current

Now consider circuit (b), with the PMOS transistor. ON C: FUNCTIONOL)
b. What is the operating region if the circuit is in mode with $\left|\mathrm{V}_{\mathrm{ds}}\right|<0.1 \mathrm{~V}$

Operating region: LIN
Explanation/Calculation:

$$
\begin{aligned}
& \left|V_{p s}\right|<\left|V_{s s}\right|-\left|V_{T}\right| \\
\propto & \left|V_{D S}\right|<\left|V_{0 B A T}\right|
\end{aligned}
$$

c. Determine the minimum width of the PMOS transistor (when $\mathrm{L}=0.25 \mu \mathrm{~m}$ ), such that $\left|\mathrm{V}_{\mathrm{ds}}\right|$ $<0.1 \mathrm{~V}$ when $\left|\mathrm{I}_{\mathrm{ds}}\right|=10 \mathrm{~mA}$.

$$
\begin{aligned}
\text { Calculation: } I_{D} & =k^{\prime} \frac{W}{L}\left(\left(\left|V_{G S}\right|-\left|V_{T}\right|\right)\left|V_{D S}\right|-\frac{V_{D S}^{2}}{2}\right) \\
& =k^{\prime} \frac{w}{L}\left((2.5-0.4) 0.1-\frac{0.1}{2}\right) a^{2} 2.1 k^{\prime} \frac{W}{L} \\
W & =\frac{L I_{D}}{2.1 k^{\prime}}=39.6 \mu \mathrm{~m}
\end{aligned}
$$

